Raveena Raikar (Graduate Student Member, IEEE) received the Master of Engineering degree in embedded systems from BITS Pilani, Pilani, Rajasthan, India, in 2018. She is currently working toward the Ph.D. degree with the Hardware and Embedded Systems Group, Computer System Lab, Ghent University. Her research focuses on optimising CAD tool flows for multi-die FPGA architectures.